Jump to content

Platform Signal Integrity Intern - USA - MA - Hudson

1 day ago


 Share

Job Opportunity Details

Type

Full Time

Salary

Not Telling

Work from home

No

Weekly Working Hours

Not Telling

Positions

Not Telling

Working Location

USA - MA - Hudson, United States   [ View map ]

Job Details:

Job Description: 

This position is a 6 to 9 month Graduate-level Internship with the I/O Technology and Standards (IOTS) team. You would work on pathfinding projects on next generation I/O technology such as PCIe, USB, or Ethernet, ranging from high-density low power inter-chip I/O to high performance serial I/O for servers and datacenters. You would be a member of a dynamic team from various Intel locations exploring solutions for scaling I/O and interconnect for future platforms. Possible work includes detailed investigations into interconnect technology, passive component design optimization, analyzing and measuring component characteristics in a laboratory using state-of-the-art instruments like Vector Network Analyzer (VNA), Bit Error Rate tester and Oscilloscopes, testing Receiver and Transmitter characteristics and performance, and modeling of channel components and utilizing channel statistical or transient simulator for channel signaling analyses. Your work and results will feed directly into development of new I/O specifications and hardware for Intel and industry. This position will provide opportunities to engage with partners in the I/O technical community at Intel.

Qualifications:

As an Intern in IOTS you will be responsible for but not limited to:

  • Using 3D modeling software to design and develop passive interconnects and channel components by simulations and modeling experiments.
  • Correlate simulations with measurements in lab using instruments such as Vector Network Analyzer.
  • Validate, debug, and evaluate complex integrated I/O circuitries using knowledge of basic high-speed circuits, Tx and Rx equalization techniques, and clock and data recovery architectures.
  • High level modeling of I/O link components and channels, assessment of channel quality metrics, and performing link level signaling analysis using statistical simulators to assess link margin.


The ideal candidate should exhibit the following behavioral traits:

  • Ability to listen effectively and exhibit strong communication skills to convey meaning with clarity in a way that engages the audience.
  • Ability to gather, analyze, and interpret data to draw conclusions, generate solutions, and evaluate outcomes. Identify and diagnose a problem to propose, implement, test and drive solutions.
  • Create and communicate technical content through documentations including internal publications and presentations.
  • Excellent collaboration skills working as a member of a diverse multi location team.



Qualifications: Minimum and desired
You should possess experience and/or skills in the following area to be considered for this position.

  • PhD or Master student in Electrical Engineering or related field with focus on data signaling and communication.
  • Background with 3D design and simulation tools
  • Basic knowledge of High-Speed data signaling and communication interfaces such as PCIe, USB, Ethernet.


Preferred Qualifications:
Exposure and knowledge in the following areas are a plus:

  • Usage and expertise in setting and running 3D EM tools for modeling and simulation. PCB and connector design and manufacturing for Gigabit communication
  • Experience in laboratory using instruments like Oscilloscopes, Network analyzer to measure components characteristics.
  • Programming and scripting using Perl, Python. Fundamental knowledge with Word, Excel, Powerpoint
  • Electrical interfaces such as PCIe and Ethernet with understanding of how each component functions for validation purposes.

          

Job Type:

Student / Intern

Shift:

Shift 1 (United States of America)

Primary Location: 

US, Massachusetts, Hudson

Additional Locations:

Business group:

The Data Platforms Engineering and Architecture (DPEA) Group invents, designs & builds the world's most critical computing platforms which fuel Intel's most important business and solve the world's most fundamental problems. DPEA enables that data center which is the underpinning for every data-driven service, from artificial intelligence to 5G to high-performance computing, and DCG delivers the products and technologies—spanning software, processors, storage, I/O, and networking solutions—that fuel cloud, communications, enterprise, and government data centers around the world.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

More Information

Application Details

  • Organization Details
    100 Intel Corporation
 Share


User Feedback

Recommended Comments

There are no comments to display.

Join the conversation

You are posting as a guest. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Guest
Add a comment...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Loading...
×
×
  • Create New...