Job Details:

Job Description: 

The Foundational Security team (FST) is looking for logic validation engineers keen to work on a scalable IP design. Candidate will be responsible for the validation of new IP roadmap features as part of FST's HW IP developing HW security for various market segments across Intel. As a member of the team, the candidate would be responsible for driving scalable IP development while also making the Design Integration and SOC delivery a fully automated solution. Candidate will be part of an IP team working closely with other verification engineers, RTL design engineers, micro-architects, and other team members in determining the proper implementation strategy for new design, ensure quality of design, and develop test-plans, verification environment, and drive delivery to SoC. They will have an opportunity to learn and contribute towards making Intel Hardware more secure Excellent communication and organization skills are critical, along with teamwork, and must demonstrate strong technical skills, along with having passion for design or validation. Must have strong orientation for Quality and Commit and Deliver and Drive Innovation/efficiencies and have strong strategic thinking to come up w/ paradigm shift solutions to critical design/validation challenges. Behavioral traits: Strong analysis, debugging skills, and creative in problem solving.

Qualifications:

Minimum Qualifications: The candidate must possess a minimum of bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent. -0-2 years of relevant logic design/pre-silicon verification experience with multiple project cycles. -Advanced English level - Costa Rican unrestricted work permit. -0-2 years of logic design/pre-silicon verification experience with various tools and methodologies including but not limited to: System Verilog RTL simulators Testbench development Work experience with system Verilog or OVM or UVM or Object-Oriented Programming (OOP) VLSI or Structural and Physical design flow/methodology experience. Preferred Qualifications: RTL model build Power-aware simulation Coverage-based random constraint simulation Capable in developing testplans, tests and verification environment based on High Level Architecture specifications. Power management, IOSF, AHB, PCI express or any industry standard BUS protocol experience a plus OVM / UVM Scripting (Python/Perl/Shell) Interactive debugger

          

Job Type:

Experienced Hire

Shift:

Shift 1 (Costa Rica)

Primary Location: 

Costa Rica, San Jose

Additional Locations:

Business group:

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations.  DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams.  As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.